Back to Jobs
Design Verification Engineer
Actively Reviewing
Cadence
Job Description
Job Summary
We are seeking a highly motivated candidate with expertise in functional verification, specifically focusing on Verification IP (VIP) development. The ideal candidate will be able to quickly and independently adapt to new technologies and protocols. Excellent communication skills are essential, as the role involves cross-functional collaboration and close interaction with customers.
Job Responsibilities
Responsible for the design, development, verification and deployment of the VIP.
Experience and Technical Skills required
- 3- 6 years of design verification.
- Proficiency in functional verification, test environment creation using SV/UVM with strong debug skills.
- Hands-on knowledge of C/C++/Scripting.
- Working experience on layered Protocols - PCIe, Ethernet, UCIe, CXL UAlink.
- Prior VIP usage and development experience is a plus.
- Strong Digital Electronics and Programming fundamentals.
- Self-motivated individuals with strong analytical and communication skills.
Required Skills
Similar Jobs
View all →
Senior Lead Design Verification Engineer
AMD
Bengaluru
Adobe Illustrator
C++
AMD
CPU Verification Engineer
Arm
Bengaluru
ARM architecture
Design Verification
CPU architecture
+1
SMTS-Design Verification Engineer: PCIE / CXL Focused
Tsavorite Scalable Intelligence
Bengaluru
C++
Visualizer
IP Design & Verification Engineer
AMD
Hyderabad
Adobe Illustrator
C++
Linux
+1
ASIC Engineer, Design Verification
Meta
Bengaluru
Machine Learning
Adobe Illustrator
Design Automation
+6
Similar Jobs
View all →
Senior Lead Design Verification Engineer
AMD
Bengaluru
CPU Verification Engineer
Arm
Bengaluru
SMTS-Design Verification Engineer: PCIE / CXL Focused
Tsavorite Scalable Intelligence
Bengaluru
IP Design & Verification Engineer
AMD
Hyderabad
ASIC Engineer, Design Verification
Meta
BengaluruShare
Quick Apply
Upload your resume to apply for this position
–